Abstract. In sub-micron technologies MOSFETs are modeled by complex nonlinear equations. These equations include many process parameters, terminal voltages of the transistor and also the transistor geometries; channel width (W) and length (L) parameters. The designers have to choose the most suitable transistor geometries considering the critical parameters, which determine the DC and AC characteristics of the circuit. Due to the difficulty of solving these complex nonlinear equations, the choice of appropriate geometry parameters depends on designer's knowledge and experience. This work aims to develop a neural network based MOSFET model to find the most suitable channel parameters for TSMC 0.18μ technology, chosen by the circuit designer. The proposed model is able to find the channel parameters using the input information, which are terminal voltages and the drain current. The training data are obtained by various simulations in the HSPICE design environment with TSMC 0.18μm process nominal parameters. The neural network structure is developed and trained in the MATLAB 6.0 program. To observe the utility of proposed MOSFET neural network model it is tested through two basic integrated circuit blocks.
Introduction
The MOSFET channel length and channel width parameters directly affect the current driving capability of the transistor depending on the node voltages. It is difficult to choose the appropriate channel parameters since the MOSFETs are modeled by complex nonlinear equations with many dependent and independent parameters [1] .
In [1] a neural network based method for MOSFET channel length and width parameters are introduced and applied to YITAL 1.5μ process technology. In [2] a neural network based model for YITAL 1.5μ is developed. The main difference between these two papers is; in [1] consideration of drain-source voltage change is also included into the neural network model. In [2] , inputs are gate-source voltage and the drain current. The drain-source voltage is kept constant at 5 V.
Other existing applications are generally modeling s-parameters for RF transistors using neural networks. In [3] , [4] , [5] and [6] frequency attitude of a microwave transistor is modeled using Multi Layer Perceptron (MLP) neural networks.
In [7] Operational Transconductance Amplifier (OTA) circuits by being complete systems are modeled using neural networks. In [8] , transistor arrays modeled using genetic algorithms.
In this work the same fundamental approach with [1] implemented for YITAL 1.5μ technology is implemented for 0.18μ TSMC process technology. However, the neural network structures and developed transistor models between these two approaches are different. In this work BSIM3 MOS transistor model is used where as in [1] MOSFET Level 3 model is used for developing the neural networks.
The proposed model in this work aims to find the channel parameters with the given drain current and the input node voltages of a MOSFET for a submicron process technology. The model is based on a MLP neural network structure since it is a good choice for modeling applications due to the ability of function approximation.
The inputs of neural network model are the input gate-source voltage (V GS ), drainsource voltage (V DS ) and the drain current (I D ) of MOSFET. The bulk-source voltage (V BS ) is assumed to be zero for the simplicity of the model. The training data for the neural network are obtained using the HSPICE simulation environment. The MOSFET is simulated with TSMC 0.18μm process parameters [9] . The neural network models are trained with the MATLAB 6.0 program.
After the completion of the training process for the proposed neural network models of n-and p-type MOSFETs both models are tested with random data. During the test process MOSFET models are simulated with randomly chosen V GS , V DS and I D values. Then, the channel parameters, responding to test data, are simulated with V GS and V DS test values on MOSFET in HSPICE to observe the approximation between desired and simulated I D values.
The Multi Layer Perceptron Neural Networks
Multilayer Perceptron (MLP) is the most common neural network model, consisting of successive linear transformations followed by processing with non-linear activation functions. MLP represents a generalisation of the single layer perceptron, which is only capable to construct linear decision boundaries and simple logic functions. However, by cascading perceptrons in layers complex decision boundaries and arbitrary Boolean expressions can be implemented. MLP is also capable to implement nonlinear transformations for function approximations. [10] , [11] .
The network consists of a set of sensory units (source nodes) that constitute the input layer, one or more hidden layers of computation nodes, and an output layer. Each layer computes the activation function of a weighted sum of the layer's inputs. The input signal propagates through the network in a forward direction, on a layer-bylayer basis. The learning algorithm for multilayer perceptrons can be expressed using generalised Delta Rule and gradient descent since they have non-linear activation functions [14] . In the general form of an MLP network, the x i inputs are fed into the first layer of x h,1 hidden units. The input units are simply 'fan-out' units: no processing takes place in these units. The activation of a hidden unit (neuron j) is a function f j of the weighted inputs plus a bias, as given in equation (1) .
Where w ji is the weight of input i to neuron j, x pi is input i, that is, output i from the previous layer, for input pattern p and θ j is the threshold value. The output of the hidden units is distributed over the next layer of x h,2 hidden units until the last layer of hidden units, of which the outputs are fed into a layer of x o output units [1] .
Development of Neural Network Transistor Models
To find the most appropriate channel parameters for different voltage and current values, MOSFET has to be simulated in a large region of input voltages. It is essential for a successful approximation. The variable parameters for simulations are W, L channel parameters and V GS , V DS node voltages. Adding the output value I D of the simulations, the data files are created in HSPICE environment to train the neural network in MATLAB 6.0 program. Fig. 1 shows the n-and p-channel MOSFET circuit connections to obtain the training and test data for single transistors. The MOSFETs were modeled between 1 V to 3.3 V range. The neural network structure shown in Fig.2 was used to model different operation regions. The MLP network consists of three inputs, three hidden layers and two output neurons. Activation functions of hidden units were tangent hyperbolic sigmoid and output was purelinear. The model has three separate training datasets between 1V and 3.3V input voltage range since the MOSFET cannot be accurately modeled in a wide input gatesource voltage range.
Gate-source potential V GS , drain-source potential V DS and drain current I D were applied to the inputs of MLPs. The outputs of the MLPs were channel width W and effective channel length L. Both channel length and width were varied between 0.18μ to 7μ. In this range, training data were obtained with different step sizes for each channel parameter. Once again using different step sizes for gate-source and drainsource voltages between 1V to 3.3V depending on the interval, the training is occurred. The test data were obtained randomly in the same range and they were different from the training data. Over 200K data points were obtained from HSPICE simulations. The simulation of the neural network was performed in the MATLAB 6.0 program. 100 randomly chosen test data were applied for testing.
Fig. 2. The MLP neural network used for the implementation

Fig. 3. The drain current (μΑ) vs. test data for n-channel MOSFET
After the gate-source, drain-source voltages and required drain currents were applied to the neural networks, the estimated aspect ratios were simulated in HSPICE to check the validity of drain currents at the same input voltages.
The neural network size in Fig. 2 was obtained by trial and error. Different network architectures were trained and tested. Finally, architecture shown in Fig. 2 gave the best overall performans.
The figures illustrate that the estimated and required drain currents are very close to each other with a maximum error of 8.3%. Since the channel parameters might increase with the half of the resolution steps, error reached the given value. However, the neural network output channel parameters were more accurate with respect to this error, estimated channel parameters were applied with the suitable resolution values. This proves the success of the neural network estimation. Performances of the test data for n-channel and p-channel MOSFETs were shown in Fig.3 
The Implementation Circuits
The developed neural network was applied to some main building blocks of analog integrated circuit design. These are the basic current mirror circuit and a differential amplifier which are very essential for most analog circuits. Each transistor in the circuit blocks assumed as a single transistor and designer decided the gate-source, drain-source voltages and drain current. This flexibility of design is supported by the neural network.
The Basic Current Mirror Circuit
The circuit in Fig. 5 is designed using the developed neural network. The node voltages for each numbered node are shown in Table 1 . The required current, estimated current, estimated channel length (L) and width (W) values for the current mirror circuit are given in Table 2 . 
The Basic Differential Amplifier Circuit
The circuit in Fig.6 is designed using the developed neural network. The node voltages for each numbered node are shown in Table 3 . The required current, estimated current, estimated channel length and width values for the differential amplifier circuit are shown in Table 4 . 
Conclusion
The test results prove that the proposed MOSFET neural network model can decide channel width and length values accurately. The network has a very close function approximation for the MOSFET with TSMC 0.18μ process technology parameters. The applications of analog circuit design blocks show that the model can find the appropriate channel parameters which must be determined by the designer with his experience and knowledge. That is a very important step forward for complex analog and digital VLSI design process. Adding new input parameters to the neural network structure and obtaining more training data, the model can produce more accurate results in a wider range, which can make the model an important tool for designers during the analog and digital integrated circuit design process.
